Special issue on International Workshop on Networked Sensing System

Trans. of the Society of Instrument and Control Engineers Vol.E-S-1, No.1, 85/90 (2006)

RemoteEyes: A Remote Low-Cost Position Sensing Infrastructure for Ubiquitous Computing[†]

Changsong SHEN *, Baosheng WANG *, Florian VOGT *,

Steve OLDRIDGE * and Sidney FELS *

This paper describes the architecture of a remote low-cost position sensing infrastructure for ubiquitous computing. To reduce the cost, each tracked object carries an inexpensive active tag that emits a modulated near-infrared signal, which is received and decoded by a camera module. Each camera module consists of a CMOS camera connected to a Field Programmable Gate Array (FPGA) and Ethernet communication hardware. Remote sensing can be achieved by means of Ethernet. The use of inexpensive FPGA to implement the most time- and data-critical tracking algorithms provides a cost-effective platform with low latency. The preliminary results suggest it is successful at tracking objects and feasible for achieving medium fidelity tracking performance in both space and time.

Key Words: position, sensing, network, FPGA, ubiquitous computing

1. Introduction

Contextual information is required by many ubiquitous computing applications to provide a transparent interface through which the user and the machine form a seamless system. Location and position of people and the objects they interact with are one of the most important contextual properties. Numerous systems have been developed to determine location information, such as the widelyused global position system (GPS) and wireless enhanced 911(E911) [6] services. However, the GPS and E911 services are unable to accurately determine this information inside buildings. Because the overwhelming majority of ubiquitous computing applications are indoors, a local positioning system (LPS), operating within the localized domain of a building or even a single room, but using remote access, can be an important component of these applications.

To provide absolute 3D position information, various tag-based systems have been researched. Previous work on implementing these tag-based LPS for remote indoor use mainly focused on the designs of sensors with different transmission media. A RF-based system called RADAR can offer an accuracy of about 1-3 meters by using the IEEE 802.11 WaveLAN wireless networking technology [9], as does the PinPoint 3D-iD system[11]. However, this is not realistic for some applications since the object being tracked must then support a wireless LAN, which may be impractical on small or power-constrained devices. In the Active Bat [1] system, tags emit an ultrasonic pulse to a grid of ceiling-mounted receivers in response to a request a controller sends via short-range radio. The system can locate tags to within 9cm of their true position for 95per second. Due to the large fixed-sensor infrastructure installed throughout the ceiling, this system is costly and hard to deploy. In [4, 10, 12, 13, 14], inexpensive sensors, i.e. infrared tags, are used as an alternative. However, [4] only locates objects but does not give 2-D or 3-D position. The ID Cam resembles our approach [10]. It uses a special EVIS chip used as a fast CMOS image sensor proceesed with an FPGA connected to a host with a USB interface. This system provides excellent decoding behaviour but less resolution than our approach with off-the-shelf CMOS cameras due to the smaller sized pixel-array. The USB interface effects the scalability of the system into a distributed layout. [12] uses a four-wire network, which is costly and not popular. Moreover, its update time is up to ten seconds. Sumi et al. use an artificial retina connected to a microcontroller to track and decode modulated tags similar to our approach [13, 14]. However, due to the limitations of the microcontroller, their tracking system selectively places bounding boxes around the bright spots

 $^{^{\}dagger}$ Presented at INSS2004 (2004.6)

 ^{*} Human Communication Technologies Lab, Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada (Received October 27, 2004)

⁽Revised April 14, 2005)

when detected and processes each one in a serial manner. Thus, the system does not scale to large number of tags. Further, the resolution of their camera is quite low (128×128) reducing the fidelity of the tracking. We desire a system that offers a low-cost, low-latency, medium fidelity and remote accessible infrastructure that supports a large number of tags and cameras.

In this paper, we use low-cost off-the-shelf camera modules that track inexpensive near-infrared tags. Each tag has a unique identifier, allowing multiple tags to be tracked simultaneously. Each camera module consists of a CMOS camera connected to a Field Programmable Gate Array (FPGA) and communication hardware. In our current implementation, camera modules (also called tracking units) communicate to a host server over the internet. While a number of solutions are available for implementing the TCP/IP stack for Ethernet, we use a commercial board with an Intel XScale embedded processor. Our requirement for long distance transmission, low cost and reasonable bandwidth led to our decision to use Ethernet rather than other communication protocols such as USB [3, 10], RS-232 [8] or direct line [2]. Though, our solution is not dependent on any particular protocol and is not the focus of this paper.

For an effective camera-based position sensing system, multiple cameras are required for 3D positioning as well as maintaining line-of-sight. Thus, managing large quantities of video data is one of the obstacles in implementing vision-based approaches for local positioning and other object tracking algorithms. For example, in [8], a low-cost 450MHz PC is used to tracking persons. The PC software bundled with the stereo cameras computes dense disparity images of size 320×240 pixels at a rate of only about 4Hz. In [3], a 2.4GHz Pentium 4 or an equivalent dualprocessor system is required for two cameras at 640×480 and 30 frames per second in order to track the objects in real-time. We wish to apply tracking algorithms using cameras that require enhanced performance without increasing cost.

We use FPGA technology to meet the demands of the LPS design. Our current system uses Alteras low-cost Cyclone EP1C12, which costs about \$10CDN per chip. By using inexpensive programmable logic, not only is the cost of the system greatly reduced for high-performance tracking, but also the different application requirements regarding cost and tracking performance trade-offs can be flexibly satisfied when the embedded CPU and FPGA chips share the computing tasks. More importantly, the tracking algorithms can be adjusted in the field when needed, and scaled by migrating the algorithms to more cost-effective FPGA chips with negligible design effort. The interface between the embedded processor and FPGA chips is based on memory-mapped I/O for simplicity and flexibility. An additional feature of our approach is that we directly configure the FPGA from the embedded CPU, providing further time and cost savings while remaining highly flexible. In contrast, traditional FPGA based systems are configured either through a download cable or some configuration device, such as an external ROM.

The remainder of this paper is organized as follows. First, we propose an overview of the system architecture. Then the process pipeline implementation is presented. Next, we describe our implementation and hardware. Finally, we draw conclusions and propose future work.

2. SYSTEM ARCHITECTURE

As shown in Fig. 1, our system is designed to track people-sized objects in large, indoor spaces remotely, where the active tags/badges are worn by the people or objects being tracked. The proposed system is comprised of multiple remote units connected to a host computer over Ethernet. Each remote unit applies a CMOS digital camera chip, a low-cost FPGA, and an embedded microprocessor.

Tracking and recognition of tags are performed by each remote unit. The resulting 2D coordinates of the tags are transferred to the host computer for further processing. From the 2D coordinates of multiple cameras, the host computer is able to calculate the 3D location of a tag, based on a calibrated coordinate system.



Fig. 1 Deploying sensing units in a remote building

The system processing pipeline is shown in Fig. 2. The main tasks include: blinking pattern encoding, raw image capturing, bright spot detection (BSD), bright spot grouping (BSG), invalid bright-spot removal, blinking pattern decoding and 3D coordinate transformation.

In the proposed system, bright spots are emitted by the blinking tags and captured by the camera module. The FPGA board is responsible for detecting the bright



Fig. 2 Processing pipeline of the proposed system

spots in the image from the camera module. Both grouping bright spots and decoding of blinking patterns are performed on the XScale board. Finally, the host PC determines the objects 3D coordinates based on multiple cameras and displays tracking results.

3. PROCESS PIPELINE IMPLEMENTATION

3.1 Blinking Pattern Encoding

We use an active tag to create blinking bright spots for tracking. The tag is a near-infrared LED that blinks a unique bit pattern for identification at a known rate. The transmission of the pattern starts with a start code, then a unique ID. We currently use a small microcontroller to modulate the IRED at 60Hz. It behaves as a serially encoded bit stream. Hence, the length of the bit pattern impacts the latency for decoding a complete tag ID. For example, an 8 bit code with 5 start bits (supporting up to 256 simultaneously tracked tags) requires (8+5)/60 =217ms to transmit for decoding. Once a tag has been located, predictive tracking can be used to reduce tracking latency as updates can occur every time when a bright spot has been detected.

3.2 Raw Image Capturing

We use a surface mount OV6130 Black and White Camera chip for our image sensor. It is soldered onto a customized board with multiple configuration choices. It can capture 8-bit, 352×288 images at a maximum of 60 fps. Moreover, an I2C bus is used to configure the camera chip with multiple features. We place a bandpass infrared filter over the lens to reduce background noise. Data from the camera and the camera clock feeds the bright spot algorithms.

3.3 Bright Spot Detection (BSD)

The BSD algorithm is implemented on the FPGA to locate all the bright spots in a video frame (Fig. 3). The bright spots come from the active LEDs in a particular frame. The algorithm design is constrained by several factors. First, the FPGA contains limited memory. Second, the video data comes into the FPGA row by row and is not randomly accessible. Third, we desire minimal latency. Thus, we need to process pixel data once it arrives from the camera rather than use a frame buffer that incurs a frame delay. As a result of these constraints, the algorithm should avoid random access of pixel data and does not use a frame buffer.



 ${\bf Fig. \ 3} \quad {\rm Implementation \ block \ diagram \ of \ bright \ spot \ detection} \\ algorithm \ on \ {\rm FPGA}$

Our algorithm works by scanning the image row by row as the camera data arrives. It looks at each horizontal scanline pixel by pixel. If it sees a positive difference between the previous and current pixel intensity value, and the intensity difference is greater than a pre-defined threshold, it will register an up-edge.

0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	2	1	1	0	0
0	3	2	1	1	1	0
0	0	2	1	1	0	0
0	0	0	1	0	0	0
0	0	0	0	0	0	0

Fig. 4 BPGIN assigned to each pixel

As shown in Fig. 4, if an up-edge has been detected,

the algorithm assigns a non-zero bright pixel group identification number (BPGIN) to the pixel; otherwise, the pixel would be assigned a zero. Adjacent bright pixels are assigned the same BPGIN number. Afterwards, the algorithm looks for a corresponding down-edge. If the algorithm fails to find any down-edge within a given number of pixels, the pixel group is rejected as being too big to be a tag, and rejects the initially detected up-edge, and starts looking for another up-edge. Upon reaching the end of a pixel row, the horizontal centers of any detected bright spots are passed to the bright spot grouping algorithm. Fig. 5 shows the 32-bit representation of bright spot.

31 24	23 16	15 8	7 0
Size	Bright Pixel Group Identification Number	Y	X Center

Fig. 5 32bit representation of bright spot

3.4 Bright Spot Grouping (BSG)

The BSG algorithm is needed because the camera or tags often will vibrate slightly from its equilibrium position, even when it appears stationary. A jittery bright spot could appear in the image as two or more distinct bright spots when actually it is one point.

After the BSD block has finished processing the bright pixel data from a given video frame, it sends the output data to BSG algorithm, implemented on the XScale microprocessor. In addition, for each group of pixels, a minimum and maximum coordinate are assigned. After this preliminary grouping stage, a center coordinate is computed by taking the average between the maximum and minimum coordinates for each pixel group. If the distance between the centers of any two bright spots is less than a predefined threshold value, these two bright spots will be grouped together. The new center coordinate will be calculated by weighting the coordinates of both bright spots, where the weight is decided by their sizes. The size of the merged bright spot is the sum of each spot size.

However, depending on the orientation of the IRED relative to the lens of the camera, the IRED signal could appear as non-contiguous bright pixel blocks on the video frame. As a result, pixels with different BPGIN could belong to the same IRED signal. Further grouping must be done to ensure these non-contiguous pixel blocks originating from the same source are grouped back together. Grouping decision is based on the relative proximity among different pixel groups. If their centre coordinates are within a pre-defined minimum distance, they are grouped together to form a single tag.

3.5 Invalid Bright Spot Removal (IBSR)

The grouped bright spots are passed to an invalid bright spot removing filter. This filter checks that bright spots are not too small or too large according to various tuned parameters. This process removes bright spots due to non-IRED light sources and from IREDs that are too close to the lens, which cause a vertical stripe. Occasionally, horizontal stripes appear due to noise, and these are also removed by this process. These checks are sufficient to filter out most spurious bright spots with our current setup. Additional tests, such as checking the bright spot aspect ratio can also be performed at this stage if necessary.

3.6 Blinking Pattern Decoding

This stage takes the bright spot data and examines its variations over time for meaningful patterns, encoded as a series of bits that represents a unique identifier for the blinking object. The IREDs blink at the same rate as the cameras frame rate. We use the start code to determine if the asynchronous stream of data from a particular tag is synchronized with camera. We do this by having one of the off time of the start code to be slightly shorter than the others allowing detection of the proper start code if the camera is synchronized. If it is, then the subsequent bright spot is considered a 1 and if there is not a bright spot it is counted as a 0. If there are too many 0s in a row, the tag is considered out of sight. Occasionally, the system is out of sync with a particular tag, but this is only for one identification broadcast as the tag adds a small delay after each broadcast. This novel technique allows us to send data at 60bps (matched to the camera rate) with only a small loss of id packets.

4. IMPLEMENTATION AND EVALUATION

Fig. 6 shows the remote sensing unit that was implemented. The right side of the figure shows the camera attached to the FPGA board. The XScale module attaches to the FPGA board with two connectors and multiple processors can be stacked as needed.

A typical tag is also shown in Fig. 7.

The FPGA Board has an Altera Cyclone-series EP1C12 chip, with 200Kbits on-chip memory. Processing speeds can be as high as 200MHz. The FPGA implements the BSD algorithm. The XScale Board is a commerial CPU board with an Intel PXA 250 (XScale) Applications Processor. The operational speed is 400MHz and the system bus is 100MHz. It supports 64MB SDRAM and 32MB flash memory and includes multiple communica-tion in-



Fig. 6 Top view of the Remote Sensing Unit



Fig. 7 Top view of the IR tag with two LEDs

terfaces, such as USB, Ethernet, RS-232 etc.

The display and transforming of each tags coordinates from the multiple cameras 2D coordinates to an absolute 3D coordinate is performed by a host PC. This is not computationally expensive so we use a 400MHz personal computer with 128Mbytes SDRAM running Debian Linux for our tracking host. It uses TCP/IP over Ethernet to communicate with all the tracking modules. At this point, our host behaves as a LPS server so that applications that require tag position information can request it from it.

Evaluation was performed under various lighting enviroments, such as with fluorescent light and sun light. Tags can be tracked pretty robustly. Even when we put a lamp besides tags, the system still can detect those tags. The maximum distance between tag and camera depends on the power of LEDs of tags. In our implementation, the maximum distance is around 29m when we using a tag with a 6mW infrared LED. More powerful LEDs can be applied if longer distance is needed. The coverage area and resolution are dependent on the distance between the camera and objects as well as lens used for camera. For a typical distance, two metres, the resolution and coverage area are 0.3cm and $1.15m^2$ respectively using a 30 lens; 1.1cm and $16m^2$ respectively with a 90 lens. In other words, a $4(w) \times 8(l) \times 3(h)m^3$ room can be covered at 1.1cm resolution with only two cameras using 90 lenses.

To reduce costs further, all functions could be performed on the FPGA/XScale combination with only minimal changes.

5. CONCLUSION AND FUTURE WORK

The increasing ubiquitous computing applications for long distance indoor use make it necessary to develop a remote position sensing infrastructure. This causes a major challenge in cost during the implementations of the latter. Previous work in [1, 13] fails to either provide the remote capability or achieve good performance and low cost simultaneously. The ID Cam [10], provides good performance and has a similar architecture as ours. We focused on low-cost as well as scalability. The combination of our approach and [10] may offer an excellent general-purpose tracking device for large areas.

In this paper, we present a new remote low-cost position sensing system. It provides a position sensing infrastructure for ubiquitous computing. In the future, we will do more detailed user evaluations about the precision of this system. We plan to develop context-aware applications based on this infrastructure for exhibitions and museums continuing the work in [12, 13]. This platform is also the basis of our work with single and multi-person laser tracking [5].

6. ACKNOWLEDGEMENTS

We would like to thank Zion Kwok and Kara Poon.

References

- A. Harter, A. Hopper, P. Steggles, A. Ward, and P. Webstet, The anatomy of a context-aware application, Proceedings of 5th Mobicom 1999, pp. 59-68, Seattle, WA, August 1999, ACM Press
- 2) B. R. Kyker, Local positioning system, WESCON/'95. Conference record. Microelectronics Communications Technology Producing Quality Products Mobile and Portable Power Emerging Technologies, pp. 756-761, 7-9 November 1995
- E. Aitenbichler and M. Muhlhauser, An IR local positioning system for smart items and devices, Proceedings of ICDCSW03, pp. 334-339, 2003
- 4) ELPAS LPS technology, http://www.elpas.com/
- F. Vogt and S. Sidney Fels, Tracking Multiple Laser Pointers for Large Screen Interaction, Extended Abstracts of ACM UIST 2003, pp. 95-96, 2003.
- 6) J. Caffery, and G. Stuber, Subscriber Location in CDMA Cellular Networks, IEEE Transactions on Vehicular Tech, Vol. 47, No. 2, pp. 406-416, 1998.
- 7) J. Hightower and G. Borriello, Location Systems for Ubiquitous Computing Computer, Issue on Location Aware Computing, IEEE Transactions on Computers, Volume 34 No. 8, 2001, pp. 57-66, 2001.
- J. Krumm, Multi-camera multi-person tracking for EasyLiving, Proceedings of 3rd IEEE International Workshop on Visual Surveillance, pp.3-10, July 2000
- P. Bahl and V. Padmanabhan, RADAR: An in-building RF-based user location and tracking system, Proceedings

of IEEE INFOCOM, Vol. 2, pp. 775-784, March 2000.

- 10) N. Matsushita, D. Hihara, T. Ushiro, S. Yoshimura, J. Rekimoto, Y. Yamamoto, ID CAM: a smart camera for scene capturing and ID recognition, Proceedings of The Second IEEE and ACM International Symposium on Mixed and Augmented Reality, pp. 227 C 236 Oct. 2003
- 11) RF-Technologies, PinPoint Asset Tracking Solutions, http://www.rftechnologies.com/pinpoint/
- 12) R. Want, A. Hopper, V. Falcao, and J. Gibbons, The active badge location system, ACM Transactions on Information Systems, 10(1): pp.91-102, January 1992
- 13) Yasuyuki Sumi, T. Matsuguchi, S. Ito, Sidney Fels and Kenji Mase Collaborative capturing of interactions by multiple sensors, Ubicomp03, pp. 193-194. October 2003.
- 14) Yasuyuki Sumi, Sadanoro Ito, Sidney Fels, et al. Collaborative capturing and interpretation of interactions, Proceedings of Pervasive 2004 Workshop on Memory and Sharing of Experiences, pp. 1-7. April 2004.

Changsong Shen



He is currently a Ph.D. candidate at the department of electrical and computer engineering, University of British Columbia. He received the MSc. degree in computer engineering from University of Science and Technology of China in 2000. Meantime, he worked in realtime system area at Global Software Group of Motorola Ltd. for 4 years.

Baosheng WANG



He received the Ph.D. degree in electrical and computer engineering from University of British Columbia.

Florian Vogt



He is a Ph.D. Candidate at Electrical and Computer Engineering, University of British Columbia. He received the Diplom Ingenieur and M.S. degrees in Electrical Engineering from Hamburg University of Applied Sciences in 1998 and Stanford University in 2000 respectively. During his time in industrial research and development for over 6 years at ATR Human Information Science Laboratory in Kyoto, IBM Almaden Research Center in San Jose, and Philips Semiconductor in Hamburg he worked on mathematical modeling, Image processing and realting computing of Human Communication Technology Research in interdisciplinary Teams.

Steve Oldridge



He received the MSc. degree in electrical and computer engineering from University of British Columbia in 2002. He is currently a Ph.D. candidate at the department of electrical and computer engineering, University of British Columbia. Sidney Fels



He received the BASc. degree in electrical engineering from University of Waterloo in 1988, the M.Sc. degree and Ph.D. degree in computer science from University of Toronto in 1990 and 1994. He is currently an Associate Professor in the Dept. of Electrical and Computer Engineering and the Director of the Media and Graphics Interdisciplinary Centre at the University of British Columbia.

Reprinted from Trans. of the SICE Vol. E-S-1 No. 1 page85/page90 2006

90